library ieee;
use ieee.std_logic_1164.all;

entity or3 is
	port (
		a,b,c : in bit;
		z : out bit
	);
end entity or3;

architecture DATAFLOW of or3 is
	
begin

	z <= a OR b OR c;

end architecture DATAFLOW;

